Light emitting diode and method of fabricating the same

ABSTRACT

Disclosed herein is a light emitting diode, the structure of the light emitting diode comprises a substrate, a first-type semiconductor layer, a structural layer, a light emitting layer, a second-type semiconductor layer, a transparent conductive layer, a first contact pad and a second contact pad in regular turn. The structural layer comprises a stacked structure having a trapezoid sidewall and nano columns extending from the trapezoid sidewall in regular arrangement. Also, a method for fabricating the light emitting diode is disclosed.

RELATED APPLICATIONS

The present application is a divisional application of U.S. application Ser. No. 13/911,481, filed on Jun. 6, 2013 which was based on, and claims priority from, Taiwanese Patent Application Serial Number 101120484, filed Jun. 7, 2012, the disclosure of which is hereby incorporated by reference herein in its entirely.

BACKGROUND

1. Technical Field

The present invention relates to a method for fabricating a light-emitting diode. More particularly, the present invention relates to a method for fabricating a light-emitting diode having nano columns.

2. Description of Related Art

In recent years, light-emitting diodes (LEDs) have been widely used in illumination because of its long service life and compact size. However, to further replace the traditional lighting apparatus, the LEDs need to improve themselves at the luminous efficiency for higher brightness and lower heat generation.

Structurally, the LEDs is stacked by a continuous epitaxial growth, and the multi-quantum well therein is in a structure of platform, which limits the light emitting in an area same as that of the substrate of the stacked structure of an LED. Traditionally, the brightness of the LED is enhanced by way of forming a nano-scale structure on a multi-quantum well layer which increases the surface area thereof. However, since the formed nanostructure is randomly disordered and the improvement of the luminous efficiency is still limited.

SUMMARY

The following presents a summary of the disclosure to provide a basic understanding to the reader. This summary is not an extensive overview of the disclosure and it does not identify key/critical elements of the present disclosure or delineate the scope of the present disclosure. Its sole purpose is to present some concepts disclosed herein in a simplified form as a prelude to the more detailed description that is presented later.

An aspect of the present disclosure provides a light emitting diode (LED), comprising a substrate, a structural layer, a transparent conductive layer, a first contact pad and a second contact pad. A cushion layer is formed on a surface of the substrate and comprises a first area and a second area. A first-type semiconductor layer comprises a first portion and a second portion respectively disposed in the first area and the second area. The structural layer is disposed on the cushion layer of the second area, and the structural layer comprises the second portion of the first-type semiconductor layer, a light emitting layer and a second-type semiconductor layer. The light emitting layer is disposed on the second portion of the first-type semiconductor layer. The second-type semiconductor layer is disposed on the light emitting layer. The structural layer is composed of a stacked structure and nano columns, and the nano columns are extending from a trapezoid sidewall in regular arrangement. The first contact pad is disposed on the first-type semiconductor layer in the first area of the cushion layer. The transparent conductive layer is disposed on the stacked structure of the structural layer in the second area of the cushion layer. A second contact pad is disposed on the transparent conductive layer.

According to one embodiment of the disclosure, the ratio between the diameter of the nano columns and the thickness of the structural layer is in a range of 0.01 to 1, and the distance between the nano columns is in a range of 1 to 500 nanometers (nm).

According to another embodiment of the disclosure, the substrate is made of a sapphire substrate or a silicon substrate.

According to yet another embodiment of the disclosure, the first-type semiconductor layer is an N-type semiconductor layer, and the second-type semiconductor layer is a P-type semiconductor layer. The N-type semiconductor layer is made a doped N-type impurity nitride semiconductor, and the P-type semiconductor layer is made a doped P-type impurity nitride semiconductor. The first-type semiconductor layer is an N-type gallium nitride layer, and the second-type semiconductor layer is a P-type gallium nitride layer.

According to one embodiment of the disclosure, the light emitting layer is a multi-quantum well layer, and the multi-quantum well layer comprises at least one gallium nitride layer and at least one indium gallium nitride layer.

An aspect of the present disclosure provides a method for fabricating a light emitting diode, and steps comprise the following. First a substrate is provided, and a cushion layer, a first-type semiconductor layer, a light emitting layer and a second-type semiconductor layer are sequentially formed on the substrate by an epitaxial growth process. Next, by an photolithography and etching processes, the first-type semiconductor layer, the light emitting layer and the second-type semiconductor layer are defined for exposing the first-type semiconductor layer in the first area, and a platform having the first-type semiconductor layer, the light emitting layer and the second-type semiconductor layer are formed in a position other than the first area. Then a plurality of nano-scale masks are formed in regularly space on the platform, and a cross-sectional trapezoid hard mask is formed on the platform to cover the nano-scale masks where a light emitting diode stacked structure to be formed. By an anisotropic etching process, the portion of the platform not covered by the trapezoid hard mask and the nano-scale masks is removed to form a stacked structure having a trapezoid sidewall and nano columns extending from the trapezoid sidewall in regular arrangement, in which the first-type semiconductor layer is as an etching endpoint. The trapezoid hard mask and the nano-scale masks are then removed. A transparent conductive layer is formed on the second-type semiconductor layer of the light emitting diode stacked structure having a trapezoid sidewall. A first contact pad is formed on the first portion of the first-type semiconductor layer in the first area, and a second contact pad is formed on the transparent conductive layer.

According to one embodiment of the disclosure, the step of forming the nano-scale masks is performed by a nano imprint lithography process or a photolithography etching process.

According to one embodiment of the disclosure, the photolithography etching process is a dry etching process or a wet etching process.

According to another embodiment of the disclosure, the anisotropic etching process is an inductively coupled plasma etching process or reactive ion etching process.

It is to be understood that both the foregoing general description and the following detailed description are by examples, and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention can be more fully understood by reading the following detailed description of the embodiment, with reference made to the accompanying drawings as follows:

FIG. 1A to 1I are cross-sectional views illustrating process steps of fabricating a light emitting diode according to one embodiment of this invention.

DETAILED DESCRIPTION

Reference will now be made in detail to the present embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.

Refer to FIG. 1I, which is a cross-sectional view of a light emitting diode according to one embodiment of this invention. As shown in FIG. 1I, the light emitting diode 100 comprises a substrate 110, a cushion layer 112, a structural layer 126, a transparent conductive layer 190, a first contact pad 192 and a second contact pad 194. The cushion layer 112 is formed on the substrate 110, comprising a first area 114 and a second area 116. A first-type semiconductor layer 120 comprises a first portion 122 and a second portion 124 respectively disposed in the first area 114 and the second area 116. The structural layer 126 is disposed on the cushion layer 112 of the second area 116, and the structural layer 126 comprises the second portion 124 of the first-type semiconductor layer 120, a light emitting layer 130 and a second-type semiconductor layer 140. The light emitting layer 130 is disposed on the second portion 124 of the first-type semiconductor layer 120. The second-type semiconductor layer 140 is disposed on the light emitting layer 130. The above structural layer 126 is composed of a stacked structure 172 and nano columns 180, and the nano columns 180 are in regular arrange stretching from a trapezoid sidewall 174. The first contact pad 192 is disposed on the first-type semiconductor layer 120 in the first area 114. The transparent conductive layer 190 is disposed on the stacked structure 172 in the second area 116 of the structural layer 126. A second contact pad 194 is disposed on the transparent conductive layer 190.

The material of the substrate 110 is made of sapphire, silicon, glass, quartz, the combination thereof or other suitable material.

The cushion layer 112 is made of an undoped nitride semiconductor, which is a III-V group compound or II-VI group compound. In one embodiment, the cushion layer 112 is made of an undoped gallium nitride (GaN).

The structural layer 126 comprises the second portion 124 of the first-type semiconductor layer 120, the light emitting layer 130 and the second-type semiconductor layer 140. The first-type semiconductor layer 120 is an N-type semiconductor layer, made of an N-type impurity-doped nitride semiconductor, which is a III-V group compound or II-VI group compound. In one embodiment, the first-type semiconductor layer 120 is made an N-type gallium nitride (GaN).

The light emitting layer 130 is a multi-quantum well (MQW) layer. In one embodiment, the multi quantum well layer is composed of at least one gallium nitride (GaN) layer and at least one indium gallium nitride (InGaN) layer.

The second-type semiconductor layer 140 is made of a P-type semiconductor layer, made of a P-type impurity-doped nitride semiconductor, which is a III-V group compound or a II-VI group compound. In one embodiment, the second-type semiconductor layer 140 is a P-type gallium nitride (GaN).

In another embodiment, the ratio between the diameter of the nano columns 180 and the thickness of the structural layer ranges from 0.01 to 1, preferably 0.05 to 0.1. In yet another embodiment, the distance between the nano columns 180 ranges 1 to 500 nanometers (nm), preferably from 10 to 100 nm.

FIG. 1A to 1I are cross-sectional views illustrating process steps of fabricating a light emitting diode 100 according to one embodiment of this invention.

Refer to FIG. 1A, the first step is providing a substrate 110, and the next step is continuously forming a cushion layer 112, a first-type semiconductor layer 120, a light emitting layer 130 and a second-type semiconductor layer 140 using epitaxial growth process. In one embodiment, the step of forming the cushion layer 112, the first-type semiconductor layer 120, the light emitting layer 130 and the second-type semiconductor layer 140 is a chemical vapor deposition process or a metal-organic vapor deposition process.

Refer to FIG. 1B, the step is performing an photolithography and etching processes to define the first-type semiconductor layer 120, the light emitting layer 130 and the second-type semiconductor layer 140 for exposing the first-type semiconductor layer 120 in a first area 114, and forming a platform 142 composed of the first-type semiconductor layer 120, the light emitting layer 140 and a second-type semiconductor layer 140 in a position other than the first area 114. The etching process is a dry etching process or a wet etching process, and the dry etching process is an anisotropic etching.

Refer to FIG. 1C, the step is forming an insulating layer 150 on the platform 142, then the next step is coating a plurality of nano particles 152 regularly spaced on the insulating layer 150. In one embodiment, the material of the insulating layer 150 is silicon oxide (SiOx) or silicon nitride (SixNy). The above nano particles 152 can be metal nano particles, such as metal Ni nano particles. According to the actual demand, the metal nano particles can be removed by suitable acid etching solution known in the art.

Refer to FIG. 1D, the step is forming a plurality of nano-scale masks 154 regularly spaced on the platform 142. The process of forming the nano-scale masks 154 is nano imprint lithography process or photolithography etching process, and then the nano particles 152 are removed. In one embodiment, the etching process is reactive ion etching (RIE) process. In another embodiment, the shape of the nano-scale masks can be changed according to the actual demand of the light pattern.

Refer to FIG. 1E, a trapezoid hard mask 170 is formed on the platform 142 using any known process in the art, thus covering the nano-scale masks for forming a predetermined stacked structure of the light emitting diode.

Refer to FIG. 1F, the step is performing an anisotropic etching process to remove the platform 142 without covering the trapezoid hard mask 170 and the nano-scale masks 154, and to form a stacked structure 172 having a trapezoid sidewall 174 and nano columns 180 in regular arrange stretching from the trapezoid sidewall 174. In this step, the first-type semiconductor layer 120 is an etching endpoint. The height of the nano columns 180 can be adjusted according to the current situation, which depends on the etching time and the etching endpoint. In one embodiment, the anisotropic etching process is inductively coupled plasma or reactive ion etching. In another embodiment, the etching rate is about from 100 to 3,000 Å/min, preferably about from 1500 to 2500 Å/minute, more preferably about 2,000 Å/min.

Refer to FIG. 1G, the step of removing the trapezoid hard mask 170 and the nano-scale masks 154 can be any process. In one embodiment, the wet etching process is mixing hydrofluoric acid (HF) and ammonium fluoride (NH4H), thus obtaining a buffered oxide etch (BOE) solution to remove the trapezoid hard mask 170 and the nano-scale masks 154.

Refer to FIG. 1H, a transparent conductive layer 190 is formed on the second-type semiconductor layer 140 of the stacked structure 172 having a trapezoid sidewall 174.

Refer to FIG. 1I, a first contact pad 192 is formed on the first-type semiconductor layer 120 in the first area 114; and a second contact pad 194 is formed on the transparent conductive layer 190.

According to the above-mentioned embodiments, the present invention discloses a light-emitting diode, which has nano columns extending from a trapezoid sidewall in regular arrangement, including a range of the trapezoid sidewall and the second-type semiconductor layer. The light-emitting diode can uniformly emit light, and enhance the brightness of the LED, thus solve the defects of the conventional light-emitting diode with insufficient luminous efficiency.

Although the present invention has been described in considerable detail with reference to certain embodiments thereof, other embodiments are possible. Therefore, the spirit and scope of the appended claims should not be limited to the description of the embodiments contained herein.

It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims. 

What is claimed is:
 1. A method for fabricating a light emitting diode, comprising the steps of: providing a substrate comprising a first area and a second area; forming, by an epitaxial growth process, a cushion layer, a first-type semiconductor layer, a light emitting layer and a second-type semiconductor layer sequentially on the substrate; defining, by a photolithography and an etching processes, the first-type semiconductor layer, the light emitting layer and the second-type semiconductor layer for exposing the first-type semiconductor layer in the first area, and forming a platform having the first-type semiconductor layer, the light emitting layer and the second-type semiconductor layer in a position other than the first area; forming a plurality of nano-scale masks spaced regularly on the platform; forming a cross-sectional trapezoid hard mask on the platform to cover the nano-scale masks where a light emitting diode stacked structure to be formed; removing, by an anisotropic etching process, the platform without covered by the cross-sectional trapezoid hard mask and the nano-scale masks, and forming the light emitting diode stacked structure having a trapezoid sidewall and nano columns, wherein the trapezoid sidewall has an inclined surface, a portion of the nano columns extends from the inclined surface in regular arrangement, and the first-type semiconductor layer is as an etching endpoint; removing the cross-sectional trapezoid hard mask and the nano-scale masks; forming a transparent conductive layer on the second-type semiconductor layer of the light emitting diode stacked structure having a trapezoid sidewall; forming a first contact pad on the first portion of the first-type semiconductor layer in the first area; and forming a second contact pad on the transparent conductive layer.
 2. The method of claim 1, wherein the step of forming the nano-scale masks is performed by a nano imprint lithography process or a photolithography etching process.
 3. The method of claim 2, wherein the nano-scale masks is an insulating layer.
 4. The method of claim 3, wherein the insulating layer is made of silicon oxide (SiOx) or silicon nitride (SixNy).
 5. The method of claim 2, wherein the photolithography etching process is a dry etching process or a wet etching process.
 6. The method of claim 1, wherein the anisotropic etching process is an inductively coupled plasma etching process or a reactive ion etching process. 